Filter

×
Active Filters Clear All
Keyword: 18A ×
19 Total Reports
Intel Other 2026-07-12

Intel押注3D堆叠AI芯片 18A-PT+Foveros Direct 3D+EMIB-T全栈整合

...

AMD Other 2026-06-24

TSMC Hikes Advanced Node Prices 5-10%, Squeezing AI Chip Margins

TSMC informs clients of 5-10% price hikes across all advanced nodes (7nm+), affecting 74% of wafer revenue. Apple, Nvidia, AMD, and others face higher costs, potentially raising AI infrastructure prices.

Intel Other 2026-06-23

Intel at Computex 2026: CPU as Agentic AI Orchestrator, x86 Reclaims Inference Control

At Computex 2026, Intel unveiled the 288-core Xeon 6+ (Intel 18A) and 3rd-gen Core Ultra, claiming Agentic AI shifts CPU:GPU ratio from 1:8 to 1:1. Partnering with SambaNova and Foxconn for rack-scale inference systems, Intel repositions the CPU as the orchestrator for multi-step AI reasoning, aiming to reclaim control from GPU-centric architectures.

Intel Other 2026-06-22

Intel Launches Xeon 6+ with 288 Cores, Reclaims AI Control Plane

Intel unveils Xeon 6+ (288 E-cores, 576MB L3, 18A process), Ethernet 800 E835 controller (200GbE), and next-gen GPU Crescent Island at Computex 2026. Partnerships with SambaNova and Foxconn for rack-scale AI. Strategy: Xeon as the control plane for Agentic AI.

ASML Other 2026-06-21

ASML EXE:5200 High-NA EUV: 8nm Resolution Locks 2nm Node, Cost Trap Looms

ASML launches the EXE:5200 High-NA EUV lithography system, boosting resolution from 13nm to 8nm and wafer throughput to 220 WPH, enabling 2nm and beyond. Intel is the first customer for its 18A process. ASML also reveals Hyper-NA (NA 0.85) development for sub-1nm nodes.

AMD Other 2026-06-17

AMD Mustang Peak Threadripper: 144 cores, PCIe 6.0, TR6 socket – Power and memory challenges loom

AMD's Zen 6 Threadripper 'Mustang Peak' is confirmed with 2nm TSMC process, DDR5, PCIe 6.0, and a new TR6 socket. Using Powderhorn CCDs, it scales to 144 cores (288 threads) with clocks above 6 GHz. However, massive power draw and memory bandwidth demands (possibly requiring MRDIMM) raise platform cost concerns.

Intel Other 2026-06-17

Intel Foundry Lands Google TPU Packaging Deal: EMIB-T Shakes TSMC's AI Chip Monopoly

Intel secures a multi-billion-dollar deal to package over 3 million Google TPUs using its advanced EMIB-T 2.5D packaging, while the chips themselves remain fabricated at TSMC. This marks Intel's strategic shift from CPU vendor to second-source AI packaging partner, targeting 2028 production. Intel's 18A node yields exceed expectations, but analysts caution the scope is limited to packaging.

Intel Other 2026-06-12

Google Awards 3M+ TPU Packaging Orders to Intel Foundry, Breaking TSMC's CoWoS Monopoly

Google has awarded Intel Foundry over 3 million units of next-gen TPU advanced packaging orders, leveraging Intel's EMIB technology with production starting in 2028. This marks Intel Foundry's largest external customer win and a pivotal shift in AI chip packaging away from TSMC's CoWoS monopoly.

AMD Other 2026-06-12

AMD Zen 6 Venice 256-Core EPYC Claims 3.3x Rack Performance Over NVIDIA Vera, But Estimates Raise Questions

AMD unveils first estimated performance of Zen 6 Venice EPYC (2nm, 256 cores), claiming 3.3x rack-level integer throughput over NVIDIA Vera at 100kW total power. A direct counter to NVIDIA's Arm push, but based on projected estimates, not silicon.

Intel Other 2026-06-02

Intel at Computex 2026: 18A, Rackscale, and the Shift to CPU-Centric AI Orchestration

Intel unveils Core Ultra Series 3 on 18A, Xeon 6+ with 288 e-cores, a hybrid local inference orchestrator with Perplexity, rackscale AI infrastructure with Foxconn, and disaggregated inference cloud with SambaNova. The keynote positions the CPU as the central orchestrator for agentic AI, signaling a control plane shift from GPU to x86.

Intel Other 2026-06-02

Intel and SambaNova Launch Rack-Scale AI, CPU Reclaims Inference Control

At Computex 2026, Intel unveiled a rack-scale AI infrastructure combining Xeon 6+ processors with SambaNova SN-50 RDU, and a decoupled inference cloud (Vector Core Compute) using Xeon 6+ for orchestration, Blackwell GPU for prefill, and SN40 RDU for decode. This CPU-centric approach targets agentic AI inference, challenging NVIDIA's GPU dominance.

Intel Other 2026-06-02

Intel and SambaNova Rackscale AI: CPU Regains Inference Control Plane

At Computex 2026, Intel unveiled rack-scale AI infrastructure combining Xeon 6+ with SambaNova SN-50 RDUs, plus a fully disaggregated inference cloud (prefill on NVIDIA Blackwell, decode on RDUs) by Vector Core Compute. This aims to reposition the CPU as the central orchestrator for inference, challenging GPU dominance.

Intel Other 2026-06-01

Intel Reclaims AI Control Plane: Xeon 6+ and E835 Target Agentic Orchestration

Intel launches Xeon 6+ (288 E-cores on 18A), E835 200GbE controllers, and Crescent Island GPU. The strategy repositions the CPU as the control plane for agentic AI orchestration and data movement, while using E835 Ethernet to standardize AI data center networking.

Intel Other 2026-05-25

Intel CEO: AI Inference Flips CPU/GPU Ratio, Multi-Agent Pushes CPU Back to Core

Intel CEO Lip-Bu Tan forecasts AI inference driving CPU/GPU ratio from 1:8 to 1:1 or even 4:1, with Multi-Agent demands (OS scheduling, KV Cache offload, high-concurrency tool calls) elevating CPU from supporting role to lead. NVIDIA Vera, AMD Venice, and Intel 18A CPU mass production confirm a CPU demand super-cycle.

NVIDIA Other 2026-05-25

NVIDIA Vera CPU Threatens x86: 1.5x Performance, 4x Density, Full-Stack AI Lock-In

Rumors indicate NVIDIA will unveil its first general-purpose CPU Vera at Computex 2026, claiming 1.5x x86 performance, 2x throughput, and 4x rack density. Shipment targets: 1.2M units in FY2027, 4.2M in FY2028. Vera targets the AI inference shift from 1:8 to 1:1 CPU/GPU ratio, complementing Grace to create a full GPU+CPU stack.

AMD Other High Signal 2026-04-29

AMD and Liquid AI Discuss Efficient AI Architecture from Silicon to Systems

AMD's CTO and Liquid AI's CEO discuss the evolution of AI architecture, emphasizing efficiency as key to extending AI from the cloud to edge and endpoint devices. They argue that co-design from silicon to systems enables low-power, responsive AI inference, supporting always-on agents and multi-model orchestration.

Intel Other Medium Signal 2026-03-25

Intel Launches 18A Process Commercial PC Platform with Enhanced AI Inference

Intel launches Core Ultra 3 series commercial processors on 18A process, delivering 4x AI performance improvement. Arc Pro B70 GPU optimized for enterprise AI workloads outperforms competitors in context window and multi-user response. vPro platform deep integration with Intune enhances device management.

Intel Other 2025-06-02

Intel's 18A Xeon 6+ and Rack Scale AI: A CPU-Centric Challenge to NVIDIA's Inference Empire

At Computex 2026, Intel launched the 18A-node Xeon 6+ processor, the Rack Scale AI platform with SambaNova's SN-50 RDU, and a fully disaggregated inference service (Vector Core Compute). This CPU-centric hybrid architecture targets agentic AI inference workloads, directly challenging NVIDIA's Vera Rubin NVL72 and GPU-dominated ecosystem.

Intel Other 1970-01-01

Intel Lands Google TPU Package Order: Foundry Pivot Gains Traction, TSMC Still Core

Intel secured a multi-million unit order for Google TPU packaging using its EMIB-T technology, marking its largest external AI chip deal. However, analysts caution the order is primarily for packaging, not wafer fabrication, with TSMC retaining the core manufacturing role.